Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B-ASIC - Better ASIC Toolbox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Computer Engineering
B-ASIC - Better ASIC Toolbox
Merge requests
!244
WIP: VHDL code generation for register and memory based storages
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
WIP: VHDL code generation for register and memory based storages
resource-hdl
into
master
Overview
0
Commits
4
Pipelines
4
Changes
12
Merged
Mikael Henriksson
requested to merge
resource-hdl
into
master
2 years ago
Overview
0
Commits
4
Pipelines
4
Changes
12
Expand
0
0
Merge request reports
Viewing commit
044b26e2
Show latest version
12 files
+
1141
−
77
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
12
Search (e.g. *.vue) (Ctrl+P)
044b26e2
codegen: VHDL generation for register based storage
· 044b26e2
Mikael Henriksson
authored
2 years ago
b_asic/codegen/testbench/.gitignore
0 → 100644
+
5
−
0
Options
vunit_out
streaming_matrix_transposition_memory_*x*.vhdl
streaming_matrix_transposition_register_*x*.vhdl
work
1076.1-2017
Loading
Mikael Henriksson authored