Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

B-ASIC - Better ASIC Toolbox
- Activity
- Members
- Labels
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

fbd2612c

Commit fbd2612c authored 2 years ago by Mikael Henriksson

Downloads
- Patches
- Plain Diff

codegen: VHDL generation for memory based storage

parent 4b997e02

No related branches found

No related tags found

1 merge request!244WIP: VHDL code generation for register and memory based storages

Changes 7

Hide whitespace changes

Inline Side-by-side

Showing

b_asic/codegen/vhdl.py 8 additions, 0 deletions

b_asic/codegen/vhdl.py
b_asic/codegen/vhdl_src/architecture.py 177 additions, 0 deletions

b_asic/codegen/vhdl_src/architecture.py
b_asic/codegen/vhdl_src/common.py 263 additions, 0 deletions

b_asic/codegen/vhdl_src/common.py
b_asic/codegen/vhdl_src/entity.py 67 additions, 0 deletions

b_asic/codegen/vhdl_src/entity.py
b_asic/process.py 10 additions, 0 deletions

b_asic/process.py
b_asic/resources.py 78 additions, 11 deletions

b_asic/resources.py
test/test_resources.py 17 additions, 1 deletion

test/test_resources.py

with 620 additions and 12 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment