Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
B-ASIC - Better ASIC Toolbox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Computer Engineering
B-ASIC - Better ASIC Toolbox
Commits
9deafbbd
Commit
9deafbbd
authored
1 year ago
by
Oscar Gustafsson
Browse files
Options
Downloads
Patches
Plain Diff
Correct Delay documentation
parent
01109a8a
No related branches found
No related tags found
1 merge request
!266
Correct Delay documentation
Pipeline
#93305
passed
1 year ago
Stage: test
Stage: deploy
Changes
1
Pipelines
2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
b_asic/special_operations.py
+13
-4
13 additions, 4 deletions
b_asic/special_operations.py
with
13 additions
and
4 deletions
b_asic/special_operations.py
+
13
−
4
View file @
9deafbbd
...
@@ -21,7 +21,7 @@ class Input(AbstractOperation):
...
@@ -21,7 +21,7 @@ class Input(AbstractOperation):
"""
"""
Input operation.
Input operation.
Mark
s an input port to an SFG.
Represent
s an input port to an SFG.
Its value will be updated on each iteration when simulating the SFG.
Its value will be updated on each iteration when simulating the SFG.
"""
"""
...
@@ -102,7 +102,7 @@ class Output(AbstractOperation):
...
@@ -102,7 +102,7 @@ class Output(AbstractOperation):
"""
"""
Output operation.
Output operation.
Mark
s an output port to an SFG.
Represent
s an output port to an SFG.
The SFG will forward its input to the corresponding output signal
The SFG will forward its input to the corresponding output signal
destinations.
destinations.
"""
"""
...
@@ -160,8 +160,17 @@ class Delay(AbstractOperation):
...
@@ -160,8 +160,17 @@ class Delay(AbstractOperation):
"""
"""
Unit delay operation.
Unit delay operation.
Represents one unit of delay in a circuit, typically a clock cycle.
Represents a delay of one iteration.
Can be thought of as a register or a D flip-flop.
The initial value is zero unless otherwise specified.
Parameters
----------
src0 : SignalSourceProvider, optional
The node to be delayed.
initial_value : Number, default: 0
Initial value of the delay.
name : Name, default
""
Name.
"""
"""
def
__init__
(
def
__init__
(
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment