Explore projects

B-ASIC is a toolbox for Python 3 that simplifies design and optimization of signal processing circuits for ASIC or FPGA implementation.

Synopsys Design Compiler DesignWare IP block component declarations for simulation and synthesis agnostic usage of DesignWare IP blocks in VHDL.

Laborationer för TSTE12 - Konstruktion av digitala system

TSTE12 - Design of Digital Systems: Project

A collection of Digilent Reference Components

B-ASIC is an ASIC toolbox for Python 3 that simplifies circuit design and optimization.

B-ASIC is a toolbox for Python 3 that simplifies design and optimization of signal processing circuits for ASIC or FPGA implementation.