MIA halt signal

Currently, the MIA processor signals a halt by checking if the state value "halt" is set to true in the micro memory module. This value is set to true during the update propagations of the cycle before the cycle where the halt is actually "performed". As such, the processor halts one clock cycle too early.