codegen: add support for address-logic pipelining in generate_memory_based_storage_vhdl()

.../codegen/testbench/streaming_matrix_transposition_tb.vhdl

b_asic/codegen/vhdl/architecture.py

b_asic/codegen/vhdl/common.py

b_asic/resources.py

test/test_resources.py