From 0da8baff1183628033ef03e8bca9441cf26b990c Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20H=C3=B6gstedt?= <marho227@student.liu.se>
Date: Fri, 5 Jul 2024 07:04:16 +0000
Subject: [PATCH] Apply 3 suggestion(s) to 3 file(s)

---
 src/simudator/core/module.py           | 2 +-
 src/simudator/core/modules/mux.py      | 6 +++---
 src/simudator/core/modules/register.py | 2 +-
 3 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/src/simudator/core/module.py b/src/simudator/core/module.py
index 24cad24..c5a5a28 100644
--- a/src/simudator/core/module.py
+++ b/src/simudator/core/module.py
@@ -87,7 +87,7 @@ class Module:
         Returns
         -------
         dict[str, Any]
-            Parameter of the module represented as a dictionary with one key for
+            Parameters of the module represented as a dictionary with one key for
             each parameter variable.
         """
         param_dict = dict()
diff --git a/src/simudator/core/modules/mux.py b/src/simudator/core/modules/mux.py
index 851b1b9..bb193b6 100644
--- a/src/simudator/core/modules/mux.py
+++ b/src/simudator/core/modules/mux.py
@@ -87,10 +87,10 @@ class Mux(Module):
         return state
 
     def get_parameter(self) -> dict[str, Any]:
-        paramter = super().get_state()
-        paramter["bit_length"] = self._bit_length
+        parameter = super().get_state()
+        parameter["bit_length"] = self._bit_length
 
-        return paramter
+        return parameter
 
     def save_state_to_file(self, file_path: str) -> bool:
         content = self.name + ":\nvalue: " + str(self._value) + "\n\n"
diff --git a/src/simudator/core/modules/register.py b/src/simudator/core/modules/register.py
index 1e735b2..9e6c7b7 100644
--- a/src/simudator/core/modules/register.py
+++ b/src/simudator/core/modules/register.py
@@ -115,7 +115,7 @@ class IntegerRegister(Register):
         name: str | None = None,
     ) -> None:
 
-        # set the registers name
+        # set the register name
         if name is None:
             name = f"{bit_length}-bit register"
 
-- 
GitLab