Upsample and Downsample signal generators

Based on https://gitlab.liu.se/daedu/asic-for-dsp/-/issues/15

It could make sense to add Upsample and Downsample SignalGenerators that either insert zeros or take every M:th sample. They should probably also have a phase argument.